VMMR16/8_100_FW0110
implemented 1ns timing resolution for Trigger input and MMR module timing. 
Bus timing is set from 5ns to 1ns when setting 0x6046 -> 1; 
The window of interest setting is not influenced and keeps at 5ns resolution.
Trigger output timing keeps at 5ns resolution.